

WHAT IS CLAIMED IS:

1. For use in a receiver capable of decoding trellis encoded signals, a two stage decision feedback equalizer comprising:

a first stage equalizer comprising a first forward equalizer filter, a first decision feedback equalization filter, and a trellis decoder,

wherein said first decision feedback equalization filter is coupled to each path memory output of said trellis decoder, said first decision feedback equalization filter capable of obtaining symbol values from each path memory output of said trellis decoder for use as an estimate in channel equalization; and

a second stage equalizer coupled to said first stage equalizer, said second stage equalizer comprising a second forward equalizer filter, and a second decision feedback equalization filter,

wherein an input of said second stage decision feedback equalization filter is coupled to an output of said trellis decoder.

more specific

112

has been
not taught by the
Spurfish

1 2. The two stage decision feedback equalizer as claimed in
2 Claim 1 wherein said second stage equalizer cancels post echoes
3 caused by latency in the feedback path of said first stage
4 equalizer. *long*

1 3 The two stage decision feedback equalizer as claimed in
2 Claim 1 further comprising a buffer having an output coupled to
3 said second stage equalizer, said buffer capable of receiving an
4 input signal that is provided to an input of said first stage
5 equalizer, said buffer capable of delaying the transfer of said
6 input signal to said second stage equalizer.

1 4. The two stage decision feedback equalizer as claimed in
2 Claim 3 wherein said second stage equalizer cancels pre-echoes
3 caused by latency in the feedback path of said first stage
4 equalizer. *very* ~~very~~

1 5. The two stage decision feedback equalizer as claimed in
2 Claim 4 wherein said pre-echoes are cancelled in said second stage
3 equalizer by selecting an amount of delay D in said buffer that
4 causes said pre-echoes to be cancelled.

112
been
NOT taught by the specification.

PATENT

1 6. The two stage decision feedback equalizer as claimed in
2 Claim 3 wherein said first stage equalizer cancels pre-echoes
3 caused by latency in the feedback path of said first stage
4 equalizer.

Fig 14

7. For use in a receiver capable of decoding trellis encoded signals, a two stage decision feedback equalizer in which forward filter coefficients, f^k , remain constant for the duration of D symbols, said two stage decision feedback equalizer comprising a forward equalizer filter, a first decision feedback equalization filter, a trellis decoder, a delay buffer, and a second decision feedback equalization filter

wherein said first decision feedback equalization filter is coupled to each path memory output of said trellis decoder, said first decision feedback equalization filter capable of obtaining symbol values from each path memory output of said trellis decoder for use as an estimate in channel equalization;

wherein an input of said second stage decision feedback equalization filter is coupled to an output, a_k , of said trellis decoder;

wherein an output signal, B_k , of said forward equalizer filter is provided to said delay buffer and said delay buffer delays said signal for a duration of D symbols; and

wherein an output signal, b_k , of said delay buffer is added to an output signal of said second feedback decision equalization filter to form an output signal, y_k , for said two stage decision feedback equalizer.

1 8. The two stage decision feedback equalizer as claimed in
2 Claim 7 further comprising:

3 an error unit capable of forming an error signal, e_k , from an
4 output, y_k , of said two stage decision feedback equalizer, and from
5 an output, a_k , of said trellis decoder, and from a signal output
6 from said trellis decoder that represents the number of states
7 identical to the state that produced trellis output a_k .

1 9. The two stage decision feedback equalizer as claimed in
2 Claim 8 wherein said error unit is capable of forming error signal,
3 e_k , with one of: a blind error calculation algorithm and a least
4 mean squares calculation algorithm.

1 10. The two stage decision feedback equalizer as claimed in
2 Claim 7 comprising:

3 a forward equalizer filter unit comprising said forward
4 equalizer filter;

5 said a trellis decoder; and

6 a decision feedback equalization filter unit comprising said
7 first decision feedback equalization filter and said second
8 decision feedback equalization filter

9 wherein said first decision feedback equalization filter is

10 coupled to each path memory output of said trellis decoder, said
11 first decision feedback equalization filter capable of obtaining
12 symbol values from each path memory output of said trellis decoder
13 for use as an estimate in channel equalization.

1 11. The two stage decision feedback equalizer as claimed in
2 Claim 10 further comprising a delay unit within a random access
3 memory unit coupled to said forward equalizer filter unit, said
4 delay unit capable of computing a delayed input signal, r_k , to said
5 forward equalizer filter unit, from input signal, R_k , to said
6 forward equalizer filter unit, from the expression $r_k = R_{k-D}$ where
7 D is a delay of D symbols.

1 12. The two stage decision feedback equalizer as claimed in
2 Claim 11 wherein said delay unit within said random access memory
3 unit is capable of computing a delayed input signal, b_k , from said
4 delay unit from output signal, B_k , from said forward equalizer
5 filter unit, from the expression $b_k = B_{k-D}$ where D is a delay of D
6 symbols.

17-20

1 13. The two stage decision feedback equalizer as claimed in
2 Claim 12 wherein said random access memory unit is capable of
3 storing input signals, r_k , to said forward equalizer filter unit,
4 and capable of storing output signals, b_k , from said delay unit.

1 14. The two stage decision feedback equalizer as claimed in
2 Claim 11 further comprising:

3 an error unit capable of forming an error signal, e_k , from an
4 output, y_k , of said two stage decision feedback equalizer, and from
5 an output, a_k , of said trellis decoder, and from a signal output
6 from said trellis decoder that represents the number of states
7 identical to the state that produced trellis output a_k .

1 15. The two stage decision feedback equalizer as claimed in
2 Claim 14 wherein said error unit is capable of forming error
3 signal, e_k , with one of: a blind error calculation algorithm and a
4 least mean squares calculation algorithm.

2 stage Equalizer
used in HDTV (Fig 13 structure)

16. A high definition television receiver capable of decoding trellis encoded signals comprising a two stage decision feedback equalizer comprising:

a first stage equalizer comprising a first forward equalizer filter, a first decision feedback equalization filter, and a trellis decoder,

wherein said first decision feedback equalization filter is coupled to each path memory output of said trellis decoder, said first decision feedback equalization filter capable of obtaining symbol values from each path memory output of said trellis decoder for use as an estimate in channel equalization; and

a second stage equalizer coupled to said first stage equalizer, said second stage equalizer comprising a second forward equalizer filter, and a second decision feedback equalization filter,

wherein an input of said second stage decision feedback equalization filter is coupled to an output of said trellis decoder.

*2 Stage Equalizer
used in HDTV
(Fig 4 structure)*

17. A high definition television receiver comprising a two stage decision feedback equalizer in which forward filter coefficients, f^k , remain constant for the duration of D symbols, said two stage decision feedback equalizer comprising a forward equalizer filter, a first decision feedback equalization filter, a trellis decoder, a delay buffer, and a second decision feedback equalization filter

wherein said first decision feedback equalization filter is coupled to each path memory output of said trellis decoder, said first decision feedback equalization filter capable of obtaining symbol values from each path memory output of said trellis decoder for use as an estimate in channel equalization;

wherein an input of said second stage decision feedback equalization filter is coupled to an output, a_k , of said trellis decoder;

wherein an output signal, B_k , of said forward equalizer filter is provided to said delay buffer and said delay buffer delays said signal for a duration of D symbols; and

wherein an output signal, b_k , of said delay buffer is added to an output signal of said second feedback decision equalization filter to form an output signal, y_k , for said two stage decision feedback equalizer.

(8)

1 18. The high definition television receiver as claimed in
2 Claim 17 wherein said two stage decision feedback equalizer
3 comprises:

4 an error unit capable of forming an error signal, e_k , from an
5 output, y_k , of said two stage decision feedback equalizer, and from
6 an output, a_k , of said trellis decoder, and from a signal output
7 from said trellis decoder that represents the number of states
8 identical to the state that produced trellis output a_k .

(9)

19. The high definition television receiver as claimed in
2 Claim 18 wherein said two stage decision feedback equalizer
3 comprises:

4 a forward equalizer filter unit comprising said forward
5 equalizer filter;

6 a trellis decoder; and

7 a decision feedback equalization filter unit comprising said
8 first decision feedback equalization filter and said second
9 decision feedback equalization filter

10 wherein said first decision feedback equalization filter is
11 coupled to each path memory output of said trellis decoder, said
12 first decision feedback equalization filter capable of obtaining
13 symbol values from each path memory output of said trellis decoder
14 for use as an estimate in channel equalization.

1 20. The high definition television receiver as claimed in
2 Claim 19 wherein said two stage decision feedback equalizer further
3 comprises:

4 a delay unit within a random access memory unit coupled to
5 said forward equalizer filter unit,

6 wherein said delay unit is capable of computing a delayed
7 input signal, r_k , to said forward equalizer filter unit, from input
8 signal, R_k , to said forward equalizer filter unit, from the
9 expression $r_k = R_{k-D}$ where D is a delay of D symbols, and

10 wherein said delay unit is capable of computing a delayed
11 input signal, b_k , from said delay unit from output signal, B_k , from
12 said forward equalizer filter unit, from the expression $b_k = B_{k-D}$
13 where D is a delay of D symbols.

Hybrids

may be done with
PATENT
claim 11
US 6,734,820

21. For use in a receiver capable of decoding trellis encoded signals, a method for reducing error in a two stage decision feedback equalizer comprising the steps of:

obtaining an estimate of a symbol stream using a first stage equalizer comprising a first forward equalizer filter, a first decision feedback equalization filter, and a trellis decoder; and

providing said estimate of said symbol stream to a second stage equalizer comprising a second forward equalization filter and a second decision feedback equalization filter;

minimizing error in said second stage equalizer using decisions from said trellis decoder.

22. The method as claimed in Claim 21 comprising the step of:
cancelling in said second stage equalizer post echoes that are caused by latency in the feedback path of said first stage equalizer.

23. The method as claimed in Claim 21 comprising the step of:
cancelling in said second stage equalizer pre-echoes that are caused by latency in the feedback path of said first stage equalizer.

24. The method as claimed in Claim 23 wherein said pre-echoes are cancelled in said second stage equalizer by selecting an amount of delay D in a buffer that is capable of delaying the transfer of an input signal to said second stage equalizer, where said selected amount of delay D causes said pre-echoes to be cancelled.

1 25. The method as claimed in Claim 21 wherein forward filter
2 coefficients, f_k , of said first forward equalizer filter and of
3 said second forward equalizer filter remain constant for the
4 duration of D symbols.

13 26. The method as claimed in Claim 25 further comprising the
2 step of:

3 forming an error signal, e_k , from an output, y_k , of said two
4 stage decision feedback equalizer, and from an output, a_k , of said
5 trellis decoder, and from a signal output from said trellis decoder
6 that represents the number of states identical to the state that
7 produced trellis output a_k .